summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
diff options
context:
space:
mode:
authorSimon Dardis <simon.dardis@imgtec.com>2017-02-06 12:43:46 +0000
committerSimon Dardis <simon.dardis@imgtec.com>2017-02-06 12:43:46 +0000
commit3aa8a90effb29d75c139d8f5088c669dafc5bdcf (patch)
tree5310cf54b3f89583de6a1f5571867c0ed42914f7 /llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp
parent6378bdb2ddbd011d8882a304a16f31351e08954b (diff)
downloadbcm5719-llvm-3aa8a90effb29d75c139d8f5088c669dafc5bdcf.tar.gz
bcm5719-llvm-3aa8a90effb29d75c139d8f5088c669dafc5bdcf.zip
[mips] dla expansion without the at register
Previously only the superscalar scheduled expansion of the dla macro for MIPS64 was implemented. If assembler temporary register is not available and the optional source register is not the destination register, synthesize the address using the naive solution of adds and shifts. This partially resolves PR/30383. Thanks to Sean Bruno for reporting the issue! Reviewers: slthakur, seanbruno Differential Revision: https://reviews.llvm.org/D29328 llvm-svn: 294182
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/SelectionDAG.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud