summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-11-21 01:30:54 +0000
committerDan Gohman <gohman@apple.com>2008-11-21 01:30:54 +0000
commit63be531e099ea4e3ab1e0db60dcdfe55fb83c3fb (patch)
tree370cf68743125c4569b819dd25a144b5b85e74ca /llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp
parentfd384b1b3a3fab48f64adeff6a536ec9a2ec7495 (diff)
downloadbcm5719-llvm-63be531e099ea4e3ab1e0db60dcdfe55fb83c3fb.tar.gz
bcm5719-llvm-63be531e099ea4e3ab1e0db60dcdfe55fb83c3fb.zip
Remove the CycleBound computation code from the ScheduleDAGRRList
schedulers. This doesn't have much immediate impact because targets that use these schedulers by default don't yet provide pipeline information. This code also didn't have the benefit of register pressure information. Also, removing it will avoid problems with list-burr suddenly starting to do latency-oriented scheduling on x86 when we start providing pipeline data, which would increase spilling. llvm-svn: 59775
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud