summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2006-02-01 18:59:47 +0000
committerChris Lattner <sabre@nondot.org>2006-02-01 18:59:47 +0000
commit1558fc64f9b55fc521c80869002e58868bc07c63 (patch)
treebce2c2a24fb990547d9681cf591a32c40df992da /llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp
parentba56b5dc35b45bdf511bca3b0d379d884f3c97a0 (diff)
downloadbcm5719-llvm-1558fc64f9b55fc521c80869002e58868bc07c63.tar.gz
bcm5719-llvm-1558fc64f9b55fc521c80869002e58868bc07c63.zip
Implement simple register assignment for inline asms. This allows us to compile:
int %test(int %A, int %B) { %C = call int asm "xyz $0, $1, $2", "=r,r,r"(int %A, int %B) ret int %C } into: (0x8906130, LLVM BB @0x8902220): %r2 = OR4 %r3, %r3 %r3 = OR4 %r4, %r4 INLINEASM <es:xyz $0, $1, $2>, %r2<def>, %r2, %r3 %r3 = OR4 %r2, %r2 BLR which asmprints as: _test: or r2, r3, r3 or r3, r4, r4 xyz $0, $1, $2 ;; need to print the operands now :) or r3, r2, r2 blr llvm-svn: 25878
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/LegalizeDAG.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud