summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2010-12-15 05:51:39 +0000
committerChris Lattner <sabre@nondot.org>2010-12-15 05:51:39 +0000
commitb86dceea1bf34dd90350792794db190271745116 (patch)
tree6254a3b164f0895408da576c0a2c87e840ec884b /llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp
parent54979cddda8e59afedbc66f2c3acf6cd8741306f (diff)
downloadbcm5719-llvm-b86dceea1bf34dd90350792794db190271745116.tar.gz
bcm5719-llvm-b86dceea1bf34dd90350792794db190271745116.zip
when transforming a MULHS into a wider MUL, there is no need to SRA the
result, the top bits are truncated off anyway, just use SRL. llvm-svn: 121846
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/FunctionLoweringInfo.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud