summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
diff options
context:
space:
mode:
authorAdrian Prantl <aprantl@apple.com>2013-09-16 23:29:03 +0000
committerAdrian Prantl <aprantl@apple.com>2013-09-16 23:29:03 +0000
commitdb3e26d193db3eff180af62ea78efedc5c43522d (patch)
tree94869c45d317e83401aa6e7417b9628222410644 /llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
parent1efb418c9dc8315db607b852e601e2043ec58759 (diff)
downloadbcm5719-llvm-db3e26d193db3eff180af62ea78efedc5c43522d.tar.gz
bcm5719-llvm-db3e26d193db3eff180af62ea78efedc5c43522d.zip
Debug info: Fix PR16736 and rdar://problem/14990587.
A DBG_VALUE is register-indirect iff the first operand is a register _and_ the second operand is an immediate. llvm-svn: 190821
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/FastISel.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/FastISel.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
index b4ac948fc11..b25e0317839 100644
--- a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
@@ -688,6 +688,7 @@ bool FastISel::SelectCall(const User *I) {
.addFPImm(CF).addImm(DI->getOffset())
.addMetadata(DI->getVariable());
} else if (unsigned Reg = lookUpRegForValue(V)) {
+ // FIXME: This does not handle register-indirect values at offset 0.
bool IsIndirect = DI->getOffset() != 0;
BuildMI(*FuncInfo.MBB, FuncInfo.InsertPt, DL, II, IsIndirect,
Reg, DI->getOffset(), DI->getVariable());
OpenPOWER on IntegriCloud