summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
diff options
context:
space:
mode:
authorBruno Cardoso Lopes <bruno.cardoso@gmail.com>2008-08-13 07:13:40 +0000
committerBruno Cardoso Lopes <bruno.cardoso@gmail.com>2008-08-13 07:13:40 +0000
commit92c64ae2d04126ad84f71cd749324db2b3e6a2cd (patch)
tree859697860ffe502cafd0a03960c27beb47dbf655 /llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
parent703a64c38de654831d53d2d29484995c3e6aca87 (diff)
downloadbcm5719-llvm-92c64ae2d04126ad84f71cd749324db2b3e6a2cd.tar.gz
bcm5719-llvm-92c64ae2d04126ad84f71cd749324db2b3e6a2cd.zip
Removed SELECT_CC custom lowering. This is not needed anymore, the SELECT node
is lowered properly and covers everything LowerSELECT_CC did. Added method printUnsignedImm in AsmPrinter to print uimm16 operands. This avoid the ugly instruction by instruction checking in printOperand. Added a swap instruction present in the allegrex core. Added two conditional instructions present in the allegrex core : MOVZ and MOVN. They both allow a more efficient SELECT operation for integers. Also added SELECT patterns to optimize MOVZ and MOVN usage. The brcond and setcc patterns were cleaned: redundant and suboptimal patterns were removed. The suboptimals were replaced by more efficient ones. Fixed some instructions that were using immZExt16 instead of immSExt16. llvm-svn: 54724
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/FastISel.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud