summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-08-25 22:20:39 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-08-25 22:20:39 +0000
commit2c067325d60ff9c2aa780d8412f24a0858202f5a (patch)
treedd0016a25d2234cb00112cc7e3c944a3afb8eea9 /llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
parent2da2e65d7d20c70c44fcbec1af9e6e9c4db5bb33 (diff)
downloadbcm5719-llvm-2c067325d60ff9c2aa780d8412f24a0858202f5a.tar.gz
bcm5719-llvm-2c067325d60ff9c2aa780d8412f24a0858202f5a.zip
Unbreak build.
llvm-svn: 55342
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/FastISel.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/FastISel.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
index c48a2f2c621..53e87d10f29 100644
--- a/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/FastISel.cpp
@@ -246,7 +246,7 @@ FastISel::SelectInstructions(BasicBlock::iterator Begin,
return I;
if (!TLI.isConvertLegal(SrcVT, DstVT))
// Illegal conversion. Halt "fast" selection and bail.
- return I:
+ return I;
// Otherwise, insert a register-to-register copy.
TargetRegisterClass* SrcClass = TLI.getRegClassFor(SrcVT);
@@ -396,4 +396,4 @@ unsigned FastISel::FastEmitInst_i(unsigned MachineInstOpcode,
BuildMI(MBB, II, ResultReg).addImm(Imm);
return ResultReg;
-} \ No newline at end of file
+}
OpenPOWER on IntegriCloud