summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
diff options
context:
space:
mode:
authorArtyom Skrobov <Artyom.Skrobov@arm.com>2017-04-23 06:58:08 +0000
committerArtyom Skrobov <Artyom.Skrobov@arm.com>2017-04-23 06:58:08 +0000
commit53cf1897ccea18a5919e109cde61b29d16dd8fb9 (patch)
tree33b7af4de530c2e04640e0c8cf03fc0f16f72d81 /llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
parent474e5de72de95414c883fc2759f8a75b20ee42be (diff)
downloadbcm5719-llvm-53cf1897ccea18a5919e109cde61b29d16dd8fb9.tar.gz
bcm5719-llvm-53cf1897ccea18a5919e109cde61b29d16dd8fb9.zip
[ARM] ScheduleDAGRRList::DelayForLiveRegsBottomUp must consider OptionalDefs
Summary: D30400 has enabled tADC and tSBC instructions to be unglued, thereby allowing CPSR to remain live between Thumb1 scheduling units. Most Thumb1 instructions have an OptionalDef for CPSR; but the scheduler ignored the OptionalDefs, and could unwittingly insert a flag-setting instruction in between an ADDS and the corresponding ADC. Reviewers: javed.absar, atrick, MatzeB, t.p.northover, jmolloy, rengolin Reviewed By: javed.absar Subscribers: rogfer01, efriedma, aemerson, rengolin, llvm-commits, MatzeB Differential Revision: https://reviews.llvm.org/D31081 llvm-svn: 301106
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud