summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
diff options
context:
space:
mode:
authorChris Lattner <sabre@nondot.org>2010-12-21 18:05:22 +0000
committerChris Lattner <sabre@nondot.org>2010-12-21 18:05:22 +0000
commit2a7ff9997995a26d33603ac69ceb1ed66d701e5a (patch)
treebce3213d995d3ec17704e2e09ba92a0ad5cff9cd /llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
parent95082d0b0ac820ae23fbda852e33d91420f6f468 (diff)
downloadbcm5719-llvm-2a7ff9997995a26d33603ac69ceb1ed66d701e5a.tar.gz
bcm5719-llvm-2a7ff9997995a26d33603ac69ceb1ed66d701e5a.zip
fix some typos
llvm-svn: 122349
Diffstat (limited to 'llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp')
-rw-r--r--llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp3
1 files changed, 1 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
index cd37c27e142..75d6013ff23 100644
--- a/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
+++ b/llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
@@ -4186,8 +4186,7 @@ SDValue DAGCombiner::ReduceLoadWidth(SDNode *N) {
if (LegalOperations && !TLI.isLoadExtLegal(ISD::SEXTLOAD, ExtVT))
return SDValue();
} else if (Opc == ISD::SRL) {
- // Annother special-case: SRL is basically zero-extending a narrower
- // value.
+ // Another special-case: SRL is basically zero-extending a narrower value.
ExtType = ISD::ZEXTLOAD;
N0 = SDValue(N, 0);
ConstantSDNode *N01 = dyn_cast<ConstantSDNode>(N0.getOperand(1));
OpenPOWER on IntegriCloud