diff options
author | Lang Hames <lhames@gmail.com> | 2012-03-01 00:41:17 +0000 |
---|---|---|
committer | Lang Hames <lhames@gmail.com> | 2012-03-01 00:41:17 +0000 |
commit | 76e66c31a0481e72d1ff86c56028d850b6c33cff (patch) | |
tree | bb4114c3b571b2c82c2038ba7d41a39505d45864 /llvm/lib/CodeGen/RegisterCoalescer.cpp | |
parent | 37ddc0fab64474ade26573fa101b8bf3cc02c32c (diff) | |
download | bcm5719-llvm-76e66c31a0481e72d1ff86c56028d850b6c33cff.tar.gz bcm5719-llvm-76e66c31a0481e72d1ff86c56028d850b6c33cff.zip |
Don't redundantly copy implicit operands when rematerializing.
While we're at it - don't copy vreg implicit operands while rematerializing.
This fixes PR12138.
llvm-svn: 151779
Diffstat (limited to 'llvm/lib/CodeGen/RegisterCoalescer.cpp')
-rw-r--r-- | llvm/lib/CodeGen/RegisterCoalescer.cpp | 13 |
1 files changed, 9 insertions, 4 deletions
diff --git a/llvm/lib/CodeGen/RegisterCoalescer.cpp b/llvm/lib/CodeGen/RegisterCoalescer.cpp index 61dcec2eab9..81bbaf27126 100644 --- a/llvm/lib/CodeGen/RegisterCoalescer.cpp +++ b/llvm/lib/CodeGen/RegisterCoalescer.cpp @@ -814,7 +814,8 @@ bool RegisterCoalescer::ReMaterializeTrivialDef(LiveInterval &SrcInt, e = NewMI->getNumOperands(); i != e; ++i) { MachineOperand &MO = NewMI->getOperand(i); if (MO.isReg()) { - assert(MO.isDef() && MO.isImplicit() && MO.isDead()); + assert(MO.isDef() && MO.isImplicit() && MO.isDead() && + TargetRegisterInfo::isPhysicalRegister(MO.getReg())); NewMIImplDefs.push_back(MO.getReg()); } } @@ -824,8 +825,13 @@ bool RegisterCoalescer::ReMaterializeTrivialDef(LiveInterval &SrcInt, for (unsigned i = CopyMI->getDesc().getNumOperands(), e = CopyMI->getNumOperands(); i != e; ++i) { MachineOperand &MO = CopyMI->getOperand(i); - if (MO.isReg() && MO.isImplicit()) - NewMI->addOperand(MO); + if (MO.isReg()) { + assert(MO.isImplicit() && "No explicit operands after implict operands."); + // Discard VReg implicit defs. + if (TargetRegisterInfo::isPhysicalRegister(MO.getReg())) { + NewMI->addOperand(MO); + } + } } LIS->ReplaceMachineInstrInMaps(CopyMI, NewMI); @@ -840,7 +846,6 @@ bool RegisterCoalescer::ReMaterializeTrivialDef(LiveInterval &SrcInt, li.addRange(lr); } - NewMI->copyImplicitOps(CopyMI); CopyMI->eraseFromParent(); ReMatCopies.insert(CopyMI); ReMatDefs.insert(DefMI); |