summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegisterCoalescer.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-09-30 22:18:51 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-09-30 22:18:51 +0000
commit1352be2bd3249fcb0225ff41939973078756aff2 (patch)
tree63edacbefc64a6d45dddb12586b53bab4a2d40dc /llvm/lib/CodeGen/RegisterCoalescer.cpp
parentb15fad9df4e813b22c6f538670ced462f62c7748 (diff)
downloadbcm5719-llvm-1352be2bd3249fcb0225ff41939973078756aff2.tar.gz
bcm5719-llvm-1352be2bd3249fcb0225ff41939973078756aff2.zip
Move getCommonSubClass() into TRI.
It will soon need the context. llvm-svn: 140896
Diffstat (limited to 'llvm/lib/CodeGen/RegisterCoalescer.cpp')
-rw-r--r--llvm/lib/CodeGen/RegisterCoalescer.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/RegisterCoalescer.cpp b/llvm/lib/CodeGen/RegisterCoalescer.cpp
index 674d075c4f8..990ef370bb3 100644
--- a/llvm/lib/CodeGen/RegisterCoalescer.cpp
+++ b/llvm/lib/CodeGen/RegisterCoalescer.cpp
@@ -289,7 +289,7 @@ bool CoalescerPair::setRegisters(const MachineInstr *MI) {
return false;
const TargetRegisterClass *SrcRC = MRI.getRegClass(Src);
const TargetRegisterClass *DstRC = MRI.getRegClass(Dst);
- if (!getCommonSubClass(DstRC, SrcRC))
+ if (!TRI.getCommonSubClass(DstRC, SrcRC))
return false;
SrcSub = DstSub = 0;
}
@@ -309,7 +309,7 @@ bool CoalescerPair::setRegisters(const MachineInstr *MI) {
if (DstSub)
NewRC = TRI.getMatchingSuperRegClass(DstRC, SrcRC, DstSub);
else
- NewRC = getCommonSubClass(DstRC, SrcRC);
+ NewRC = TRI.getCommonSubClass(DstRC, SrcRC);
if (!NewRC)
return false;
CrossClass = NewRC != DstRC || NewRC != SrcRC;
OpenPOWER on IntegriCloud