summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegAllocLinearScan.cpp
diff options
context:
space:
mode:
authorEvan Cheng <evan.cheng@apple.com>2008-03-24 23:28:21 +0000
committerEvan Cheng <evan.cheng@apple.com>2008-03-24 23:28:21 +0000
commit6e225173c55c13d7b107d6768a927d4910c7172e (patch)
treea0294debc46f80230a30bd872e22643465423c96 /llvm/lib/CodeGen/RegAllocLinearScan.cpp
parent6306183df382346040decb148653da49dd6f77b4 (diff)
downloadbcm5719-llvm-6e225173c55c13d7b107d6768a927d4910c7172e.tar.gz
bcm5719-llvm-6e225173c55c13d7b107d6768a927d4910c7172e.zip
Add an assertion to catch register of illegal class.
llvm-svn: 48751
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocLinearScan.cpp')
-rw-r--r--llvm/lib/CodeGen/RegAllocLinearScan.cpp1
1 files changed, 1 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/RegAllocLinearScan.cpp b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
index 2713771ceb2..6925de3abf1 100644
--- a/llvm/lib/CodeGen/RegAllocLinearScan.cpp
+++ b/llvm/lib/CodeGen/RegAllocLinearScan.cpp
@@ -886,6 +886,7 @@ unsigned RALinScan::getFreePhysReg(LiveInterval *cur) {
// Scan for the first available register.
TargetRegisterClass::iterator I = RC->allocation_order_begin(*mf_);
TargetRegisterClass::iterator E = RC->allocation_order_end(*mf_);
+ assert(I != E && "No allocatable register in this register class!");
for (; I != E; ++I)
if (prt_->isRegAvail(*I)) {
FreeReg = *I;
OpenPOWER on IntegriCloud