diff options
author | Anton Korobeynikov <asl@math.spbu.ru> | 2008-02-20 12:07:57 +0000 |
---|---|---|
committer | Anton Korobeynikov <asl@math.spbu.ru> | 2008-02-20 12:07:57 +0000 |
commit | 18991d78fa2f4757853d7aab2bd4b88610f4dfcc (patch) | |
tree | 6bd503fc5dff7298f69a46201a11d2ff170aa4d8 /llvm/lib/CodeGen/RegAllocLinearScan.cpp | |
parent | ea333124f18608969feb2b0f69aae75f2072613e (diff) | |
download | bcm5719-llvm-18991d78fa2f4757853d7aab2bd4b88610f4dfcc.tar.gz bcm5719-llvm-18991d78fa2f4757853d7aab2bd4b88610f4dfcc.zip |
Fix newly-introduced 4.3 warnings
llvm-svn: 47375
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocLinearScan.cpp')
-rw-r--r-- | llvm/lib/CodeGen/RegAllocLinearScan.cpp | 6 |
1 files changed, 4 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/RegAllocLinearScan.cpp b/llvm/lib/CodeGen/RegAllocLinearScan.cpp index c70ff952432..f4f994c9e73 100644 --- a/llvm/lib/CodeGen/RegAllocLinearScan.cpp +++ b/llvm/lib/CodeGen/RegAllocLinearScan.cpp @@ -224,11 +224,12 @@ unsigned RALinScan::attemptTrivialCoalescing(LiveInterval &cur, unsigned Reg) { unsigned SrcReg, DstReg; if (!CopyMI || !tii_->isMoveInstr(*CopyMI, SrcReg, DstReg)) return Reg; - if (TargetRegisterInfo::isVirtualRegister(SrcReg)) + if (TargetRegisterInfo::isVirtualRegister(SrcReg)) { if (!vrm_->isAssignedReg(SrcReg)) return Reg; else SrcReg = vrm_->getPhys(SrcReg); + } if (Reg == SrcReg) return Reg; @@ -864,7 +865,7 @@ unsigned RALinScan::getFreePhysReg(LiveInterval *cur) { // If copy coalescer has assigned a "preferred" register, check if it's // available first. - if (cur->preference) + if (cur->preference) { if (prt_->isRegAvail(cur->preference)) { DOUT << "\t\tassigned the preferred register: " << tri_->getName(cur->preference) << "\n"; @@ -872,6 +873,7 @@ unsigned RALinScan::getFreePhysReg(LiveInterval *cur) { } else DOUT << "\t\tunable to assign the preferred register: " << tri_->getName(cur->preference) << "\n"; + } // Scan for the first available register. TargetRegisterClass::iterator I = RC->allocation_order_begin(*mf_); |