diff options
author | Chris Lattner <sabre@nondot.org> | 2004-12-15 07:04:32 +0000 |
---|---|---|
committer | Chris Lattner <sabre@nondot.org> | 2004-12-15 07:04:32 +0000 |
commit | e09dbe2732a458430a54c72f913c9d484f45c61e (patch) | |
tree | a4ddd5921a9e64af4d73459f386edf195aafea2b /llvm/lib/CodeGen/RegAllocIterativeScan.cpp | |
parent | 92e02d40cbc57fd86a8400792c758b1b516c3f42 (diff) | |
download | bcm5719-llvm-e09dbe2732a458430a54c72f913c9d484f45c61e.tar.gz bcm5719-llvm-e09dbe2732a458430a54c72f913c9d484f45c61e.zip |
Move virtual method call out of loop
llvm-svn: 18955
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocIterativeScan.cpp')
-rw-r--r-- | llvm/lib/CodeGen/RegAllocIterativeScan.cpp | 8 |
1 files changed, 4 insertions, 4 deletions
diff --git a/llvm/lib/CodeGen/RegAllocIterativeScan.cpp b/llvm/lib/CodeGen/RegAllocIterativeScan.cpp index e5f7be73366..d523906392e 100644 --- a/llvm/lib/CodeGen/RegAllocIterativeScan.cpp +++ b/llvm/lib/CodeGen/RegAllocIterativeScan.cpp @@ -397,8 +397,8 @@ void RA::assignRegOrSpillAtInterval(IntervalPtrs::value_type cur) float minWeight = HUGE_VAL; unsigned minReg = 0; const TargetRegisterClass* rc = mf_->getSSARegMap()->getRegClass(cur->reg); - for (TargetRegisterClass::iterator i = rc->allocation_order_begin(*mf_); - i != rc->allocation_order_end(*mf_); ++i) { + for (TargetRegisterClass::iterator i = rc->allocation_order_begin(*mf_), + e = rc->allocation_order_end(*mf_); i != e; ++i) { unsigned reg = *i; if (minWeight > spillWeights_[reg]) { minWeight = spillWeights_[reg]; @@ -477,8 +477,8 @@ unsigned RA::getFreePhysReg(LiveInterval* cur) const TargetRegisterClass* rc = mf_->getSSARegMap()->getRegClass(cur->reg); unsigned freeReg = 0; - for (TargetRegisterClass::iterator i = rc->allocation_order_begin(*mf_); - i != rc->allocation_order_end(*mf_); ++i) { + for (TargetRegisterClass::iterator i = rc->allocation_order_begin(*mf_), + e = rc->allocation_order_end(*mf_); i != e; ++i) { unsigned reg = *i; if (prt_->isRegAvail(reg) && (!freeReg || inactiveCounts[freeReg] < inactiveCounts[reg])) |