summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/RegAllocGreedy.cpp
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2010-12-18 00:06:56 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2010-12-18 00:06:56 +0000
commitbf4550e3fb1b4c459bd4a14f8bd8bd22c0a069e7 (patch)
tree4aa761ee5f516b6f31b4f1ee2efdd435213706b8 /llvm/lib/CodeGen/RegAllocGreedy.cpp
parent00871c71e9c464800a8d2f2401a5ef68169fce61 (diff)
downloadbcm5719-llvm-bf4550e3fb1b4c459bd4a14f8bd8bd22c0a069e7.tar.gz
bcm5719-llvm-bf4550e3fb1b4c459bd4a14f8bd8bd22c0a069e7.zip
Pass a Banner argument to the machine code verifier both from
createMachineVerifierPass and MachineFunction::verify. The banner is printed before the machine code dump, just like the printer pass. llvm-svn: 122113
Diffstat (limited to 'llvm/lib/CodeGen/RegAllocGreedy.cpp')
-rw-r--r--llvm/lib/CodeGen/RegAllocGreedy.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/RegAllocGreedy.cpp b/llvm/lib/CodeGen/RegAllocGreedy.cpp
index 8dbb56809bf..12a1cfcc901 100644
--- a/llvm/lib/CodeGen/RegAllocGreedy.cpp
+++ b/llvm/lib/CodeGen/RegAllocGreedy.cpp
@@ -329,7 +329,7 @@ unsigned RAGreedy::trySplit(LiveInterval &VirtReg, AllocationOrder &Order,
.splitAroundLoop(Loop->getLoop());
if (VerifyEnabled)
- MF->verify(this);
+ MF->verify(this, "After splitting live range around loop");
// We have new split regs, don't assign anything.
return 0;
@@ -404,7 +404,7 @@ bool RAGreedy::runOnMachineFunction(MachineFunction &mf) {
MF = &mf;
if (VerifyEnabled)
- MF->verify(this);
+ MF->verify(this, "Before greedy register allocator");
RegAllocBase::init(getAnalysis<VirtRegMap>(), getAnalysis<LiveIntervals>());
DomTree = &getAnalysis<MachineDominatorTree>();
OpenPOWER on IntegriCloud