summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MachineScheduler.cpp
diff options
context:
space:
mode:
authorKevin Enderby <enderby@apple.com>2012-05-17 22:18:01 +0000
committerKevin Enderby <enderby@apple.com>2012-05-17 22:18:01 +0000
commitf1b225d0e02cae5f9fac63ce318f7039c207db27 (patch)
treeb933f54dc72b5fdcf509b35a0e1e5249c2465cab /llvm/lib/CodeGen/MachineScheduler.cpp
parent5aa585e6724faf1c2a40358cfe18422bc53368aa (diff)
downloadbcm5719-llvm-f1b225d0e02cae5f9fac63ce318f7039c207db27.tar.gz
bcm5719-llvm-f1b225d0e02cae5f9fac63ce318f7039c207db27.zip
Fix the encoding of the armv7m (MClass) for MSR APSR writes which was missing
the 0b10 mask encoding bits. Make MSR APSR writes without a _<bits> qualifier an alias for MSR APSR_nzcvq even though ARM as deprecated it use. Also add support for suffixes (_nzcvq, _g, _nzcvqg) for APSR versions. Some FIXMEs in the code for better error checking when versions shouldn't be used. rdar://11457025 llvm-svn: 157019
Diffstat (limited to 'llvm/lib/CodeGen/MachineScheduler.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud