summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/MIRParser/MIParser.cpp
diff options
context:
space:
mode:
authorTim Northover <tnorthover@apple.com>2016-09-15 10:09:59 +0000
committerTim Northover <tnorthover@apple.com>2016-09-15 10:09:59 +0000
commit32a078ad1a60eb2bc838d7bd341edefb0c0179d1 (patch)
tree57525d0678415a813b4363d97922a2e82b152b5c /llvm/lib/CodeGen/MIRParser/MIParser.cpp
parent6a5bac48cf9a033b4c8e974d95bbd2217a151635 (diff)
downloadbcm5719-llvm-32a078ad1a60eb2bc838d7bd341edefb0c0179d1.tar.gz
bcm5719-llvm-32a078ad1a60eb2bc838d7bd341edefb0c0179d1.zip
GlobalISel: remove "unsized" LLT
It was only really there as a sentinel when instructions had to have precisely one type. Now that registers are typed, each register really has to have a type that is sized. llvm-svn: 281599
Diffstat (limited to 'llvm/lib/CodeGen/MIRParser/MIParser.cpp')
-rw-r--r--llvm/lib/CodeGen/MIRParser/MIParser.cpp6
1 files changed, 1 insertions, 5 deletions
diff --git a/llvm/lib/CodeGen/MIRParser/MIParser.cpp b/llvm/lib/CodeGen/MIRParser/MIParser.cpp
index 6fb3d281be0..2f4410ba7cd 100644
--- a/llvm/lib/CodeGen/MIRParser/MIParser.cpp
+++ b/llvm/lib/CodeGen/MIRParser/MIParser.cpp
@@ -1039,11 +1039,7 @@ bool MIParser::parseIRConstant(StringRef::iterator Loc, const Constant *&C) {
}
bool MIParser::parseLowLevelType(StringRef::iterator Loc, LLT &Ty) {
- if (Token.is(MIToken::Identifier) && Token.stringValue() == "unsized") {
- lex();
- Ty = LLT::unsized();
- return false;
- } else if (Token.is(MIToken::ScalarType)) {
+ if (Token.is(MIToken::ScalarType)) {
Ty = LLT::scalar(APSInt(Token.range().drop_front()).getZExtValue());
lex();
return false;
OpenPOWER on IntegriCloud