summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/LowerSubregs.cpp
diff options
context:
space:
mode:
authorDevang Patel <dpatel@apple.com>2008-11-21 20:00:59 +0000
committerDevang Patel <dpatel@apple.com>2008-11-21 20:00:59 +0000
commitcb181bb203085f863ee89eabdb75eb0778c5e2f5 (patch)
tree473ac5ebf743880303bd928f5be2dd2123b2bf7c /llvm/lib/CodeGen/LowerSubregs.cpp
parent72d9912b08c5492cc2eaff9a666e45718f1dea07 (diff)
downloadbcm5719-llvm-cb181bb203085f863ee89eabdb75eb0778c5e2f5.tar.gz
bcm5719-llvm-cb181bb203085f863ee89eabdb75eb0778c5e2f5.zip
Silence unused variable warnings.
llvm-svn: 59841
Diffstat (limited to 'llvm/lib/CodeGen/LowerSubregs.cpp')
-rw-r--r--llvm/lib/CodeGen/LowerSubregs.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/LowerSubregs.cpp b/llvm/lib/CodeGen/LowerSubregs.cpp
index 6ee955d3796..6d7c5ccee60 100644
--- a/llvm/lib/CodeGen/LowerSubregs.cpp
+++ b/llvm/lib/CodeGen/LowerSubregs.cpp
@@ -152,7 +152,9 @@ bool LowerSubregsInstructionPass::LowerInsert(MachineInstr *MI) {
MI->getOperand(3).isImm() && "Invalid insert_subreg");
unsigned DstReg = MI->getOperand(0).getReg();
+#ifndef NDEBUG
unsigned SrcReg = MI->getOperand(1).getReg();
+#endif
unsigned InsReg = MI->getOperand(2).getReg();
unsigned SubIdx = MI->getOperand(3).getImm();
OpenPOWER on IntegriCloud