summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/LiveIntervalUnion.cpp
diff options
context:
space:
mode:
authorAndrew Trick <atrick@apple.com>2010-11-30 23:59:50 +0000
committerAndrew Trick <atrick@apple.com>2010-11-30 23:59:50 +0000
commit781b76bd782adc303659b79b826afa69bf534c78 (patch)
treec1d0e6c33ee366c3a692489ce01e605356a8d955 /llvm/lib/CodeGen/LiveIntervalUnion.cpp
parentbe6fb3a85fe888220ed79f70d849cd6456295032 (diff)
downloadbcm5719-llvm-781b76bd782adc303659b79b826afa69bf534c78.tar.gz
bcm5719-llvm-781b76bd782adc303659b79b826afa69bf534c78.zip
Comment typo.
llvm-svn: 120504
Diffstat (limited to 'llvm/lib/CodeGen/LiveIntervalUnion.cpp')
-rw-r--r--llvm/lib/CodeGen/LiveIntervalUnion.cpp2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/lib/CodeGen/LiveIntervalUnion.cpp b/llvm/lib/CodeGen/LiveIntervalUnion.cpp
index 3da201e0ccf..9fb2a458428 100644
--- a/llvm/lib/CodeGen/LiveIntervalUnion.cpp
+++ b/llvm/lib/CodeGen/LiveIntervalUnion.cpp
@@ -156,7 +156,7 @@ void LiveIntervalUnion::verify(LiveVirtRegBitSet& VisitedVRegs) {
//
// This design assumes only a fast mechanism for intersecting a single live
// virtual register segment with a set of LiveIntervalUnion segments. This may
-// be ok since most VIRTREGs have very few segments. If we had a data
+// be ok since most virtual registers have very few segments. If we had a data
// structure that optimizd MxN intersection of segments, then we would bypass
// the loop that advances within the LiveInterval.
//
OpenPOWER on IntegriCloud