summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/GlobalISel
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2016-07-21 15:50:42 +0000
committerQuentin Colombet <qcolombet@apple.com>2016-07-21 15:50:42 +0000
commit7bcc921dd80327f330f085da4494e025c28acc91 (patch)
treedca7882a9af7d3690e24d374ef5facf1ca954a27 /llvm/lib/CodeGen/GlobalISel
parente37dde8d18d932e70e00506d2fe707c6dbf5f166 (diff)
downloadbcm5719-llvm-7bcc921dd80327f330f085da4494e025c28acc91.tar.gz
bcm5719-llvm-7bcc921dd80327f330f085da4494e025c28acc91.zip
[IRTranslator] Add G_AND opcode.
This commit adds a generic AND opcode to global-isel. llvm-svn: 276297
Diffstat (limited to 'llvm/lib/CodeGen/GlobalISel')
-rw-r--r--llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp2
1 files changed, 2 insertions, 0 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
index 32046771066..98b14bc6827 100644
--- a/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
+++ b/llvm/lib/CodeGen/GlobalISel/IRTranslator.cpp
@@ -104,6 +104,8 @@ bool IRTranslator::translate(const Instruction &Inst) {
switch(Inst.getOpcode()) {
case Instruction::Add:
return translateBinaryOp(TargetOpcode::G_ADD, Inst);
+ case Instruction::And:
+ return translateBinaryOp(TargetOpcode::G_AND, Inst);
case Instruction::Or:
return translateBinaryOp(TargetOpcode::G_OR, Inst);
case Instruction::Br:
OpenPOWER on IntegriCloud