summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
diff options
context:
space:
mode:
authorQuentin Colombet <qcolombet@apple.com>2016-04-07 17:09:39 +0000
committerQuentin Colombet <qcolombet@apple.com>2016-04-07 17:09:39 +0000
commitd21115876c85809860f82b1e7dc83f7c36de4b45 (patch)
tree9b422fa8fb4cc02333532b95324800fbd0552cfb /llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
parentec63c9291694234351ffeeb4e157f55d1a49ac39 (diff)
downloadbcm5719-llvm-d21115876c85809860f82b1e7dc83f7c36de4b45.tar.gz
bcm5719-llvm-d21115876c85809860f82b1e7dc83f7c36de4b45.zip
[RegisterBank] Rename RegisterBank::contains into RegisterBank::covers.
llvm-svn: 265695
Diffstat (limited to 'llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp')
-rw-r--r--llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp b/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
index b9983974cee..d8f97b153ab 100644
--- a/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
+++ b/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp
@@ -98,8 +98,8 @@ void RegisterBankInfo::addRegBankCoverage(unsigned ID, unsigned RCId,
// Check if RB is underconstruction.
if (!RB.isValid())
RB.ContainedRegClasses.resize(NbOfRegClasses);
- else if (RB.contains(*TRI.getRegClass(RCId)))
- // If RB already contains this register class, there is nothing
+ else if (RB.covers(*TRI.getRegClass(RCId)))
+ // If RB already covers this register class, there is nothing
// to do.
return;
OpenPOWER on IntegriCloud