summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/CodeGen.cpp
diff options
context:
space:
mode:
authorOliver Stannard <oliver.stannard@arm.com>2017-09-01 10:47:25 +0000
committerOliver Stannard <oliver.stannard@arm.com>2017-09-01 10:47:25 +0000
commitd771f6cb16043afb97e2c4b3a6a02ff5aa963923 (patch)
treeb05759ee1f727f9c895b47be2a6987ee93b4823e /llvm/lib/CodeGen/CodeGen.cpp
parent1d101d76c02b02e304b28e7bdea7de536975b899 (diff)
downloadbcm5719-llvm-d771f6cb16043afb97e2c4b3a6a02ff5aa963923.tar.gz
bcm5719-llvm-d771f6cb16043afb97e2c4b3a6a02ff5aa963923.zip
[ARM] Add 2-operand assembly aliases for Thumb1 ADD/SUB
This adds 2-operand assembly aliases for these instructions: add r0, r1 => add r0, r0, r1 sub r0, r1 => sub r0, r0, r1 Previously this syntax was only accepted for Thumb2 targets, where the wide versions of the instructions were used. This patch allows the 2-operand syntax to be used for Thumb1 targets, and selects the narrow encoding when it is used for Thumb2 targets. Differential revision: https://reviews.llvm.org/D37377 llvm-svn: 312321
Diffstat (limited to 'llvm/lib/CodeGen/CodeGen.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud