summaryrefslogtreecommitdiffstats
path: root/llvm/lib/CodeGen/AsmPrinter
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-26 17:27:12 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2010-05-26 17:27:12 +0000
commit7de379467e3e3db7f56805b21617bd24b87cf024 (patch)
treefbc9da3d1b64308b3eff63c86200005d88808a0b /llvm/lib/CodeGen/AsmPrinter
parent172aaadd20f50b6f4adda8a99bb243c601be93db (diff)
downloadbcm5719-llvm-7de379467e3e3db7f56805b21617bd24b87cf024.tar.gz
bcm5719-llvm-7de379467e3e3db7f56805b21617bd24b87cf024.zip
Replace the SubRegSet tablegen class with a less error-prone mechanism.
A Register with subregisters must also provide SubRegIndices for adressing the subregisters. TableGen automatically inherits indices for sub-subregisters to minimize typing. CompositeIndices may be specified for the weirder cases such as the XMM sub_sd index that returns the same register, and ARM NEON Q registers where both D subregs have ssub_0 and ssub_1 sub-subregs. It is now required that all subregisters are named by an index, and a future patch will also require inherited subregisters to be named. This is necessary to allow composite subregister indices to be reduced to a single index. llvm-svn: 104704
Diffstat (limited to 'llvm/lib/CodeGen/AsmPrinter')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud