summaryrefslogtreecommitdiffstats
path: root/llvm/lib/Analysis
diff options
context:
space:
mode:
authorReid Spencer <rspencer@reidspencer.com>2006-11-08 06:47:33 +0000
committerReid Spencer <rspencer@reidspencer.com>2006-11-08 06:47:33 +0000
commitfdff938a7e4988da80be038acb1c6717d61b531a (patch)
tree2270b132b8a1fe22f63b56653ebf71dac480ad84 /llvm/lib/Analysis
parent41f6c7cfb24169288c69d0dc5abf5518c142b76e (diff)
downloadbcm5719-llvm-fdff938a7e4988da80be038acb1c6717d61b531a.tar.gz
bcm5719-llvm-fdff938a7e4988da80be038acb1c6717d61b531a.zip
For PR950:
This patch converts the old SHR instruction into two instructions, AShr (Arithmetic) and LShr (Logical). The Shr instructions now are not dependent on the sign of their operands. llvm-svn: 31542
Diffstat (limited to 'llvm/lib/Analysis')
-rw-r--r--llvm/lib/Analysis/IPA/Andersens.cpp3
1 files changed, 2 insertions, 1 deletions
diff --git a/llvm/lib/Analysis/IPA/Andersens.cpp b/llvm/lib/Analysis/IPA/Andersens.cpp
index de6cb5a6b21..30ec89b6923 100644
--- a/llvm/lib/Analysis/IPA/Andersens.cpp
+++ b/llvm/lib/Analysis/IPA/Andersens.cpp
@@ -784,7 +784,8 @@ void Andersens::visitInstruction(Instruction &I) {
case Instruction::Unreachable:
case Instruction::Free:
case Instruction::Shl:
- case Instruction::Shr:
+ case Instruction::LShr:
+ case Instruction::AShr:
return;
default:
// Is this something we aren't handling yet?
OpenPOWER on IntegriCloud