summaryrefslogtreecommitdiffstats
path: root/llvm/include
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2016-11-15 06:49:28 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2016-11-15 06:49:28 +0000
commit1c8d933881a9990d2463c1e7772b4f4ebdb2198a (patch)
tree1aae04528751923c6c756e1a9b5e8e2ef8f7eaed /llvm/include
parent76dbf26599388196d5f82a492c8d6004559983f7 (diff)
downloadbcm5719-llvm-1c8d933881a9990d2463c1e7772b4f4ebdb2198a.tar.gz
bcm5719-llvm-1c8d933881a9990d2463c1e7772b4f4ebdb2198a.zip
TableGen: Add operator !or
llvm-svn: 286936
Diffstat (limited to 'llvm/include')
-rw-r--r--llvm/include/llvm/TableGen/Record.h2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/include/llvm/TableGen/Record.h b/llvm/include/llvm/TableGen/Record.h
index 393cafa7924..87ba6fd68ec 100644
--- a/llvm/include/llvm/TableGen/Record.h
+++ b/llvm/include/llvm/TableGen/Record.h
@@ -798,7 +798,7 @@ public:
///
class BinOpInit : public OpInit, public FoldingSetNode {
public:
- enum BinaryOp : uint8_t { ADD, AND, SHL, SRA, SRL, LISTCONCAT,
+ enum BinaryOp : uint8_t { ADD, AND, OR, SHL, SRA, SRL, LISTCONCAT,
STRCONCAT, CONCAT, EQ };
private:
OpenPOWER on IntegriCloud