summaryrefslogtreecommitdiffstats
path: root/llvm/docs
diff options
context:
space:
mode:
authorSaleem Abdulrasool <compnerd@compnerd.org>2013-07-30 04:43:08 +0000
committerSaleem Abdulrasool <compnerd@compnerd.org>2013-07-30 04:43:08 +0000
commit0c2ee5a2cbcaeed4c1b2a2d0cbcd6a37406b9292 (patch)
treea79a8a12b2b9c48ef989f497363bb085b4edc167 /llvm/docs
parentd20830dfe5062392f3af702aecb54c731f40777e (diff)
downloadbcm5719-llvm-0c2ee5a2cbcaeed4c1b2a2d0cbcd6a37406b9292.tar.gz
bcm5719-llvm-0c2ee5a2cbcaeed4c1b2a2d0cbcd6a37406b9292.zip
[ARM] check bitwidth in PerformORCombine
When simplifying a (or (and B A) (and C ~A)) to a (VBSL A B C) ensure that the bitwidth of the second operands to both ands match before comparing the negation of the values. Split the check of the value of the second operands to the ands. Move the cast and variable declaration slightly higher to make it slightly easier to follow. Bug-Id: 16700 Signed-off-by: Saleem Abdulrasool <compnerd@compnerd.org> llvm-svn: 187404
Diffstat (limited to 'llvm/docs')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud