summaryrefslogtreecommitdiffstats
path: root/llvm/docs/ReleaseNotes.rst
diff options
context:
space:
mode:
authorMatthew Curtis <mcurtis@codeaurora.org>2013-03-12 12:20:51 +0000
committerMatthew Curtis <mcurtis@codeaurora.org>2013-03-12 12:20:51 +0000
commite2228a7048be56ac44c93613ea19c6ec82a87306 (patch)
tree9f33174283da558095003a75d5f79f2bcd245188 /llvm/docs/ReleaseNotes.rst
parent7808cf1a39a4f18f662f0ef95332fa4d4b05261a (diff)
downloadbcm5719-llvm-e2228a7048be56ac44c93613ea19c6ec82a87306.tar.gz
bcm5719-llvm-e2228a7048be56ac44c93613ea19c6ec82a87306.zip
ReleaseNotes: Add Hexagon Target section
And mention removal of hexagonv2 and hexagonv3 support (r176859). llvm-svn: 176860
Diffstat (limited to 'llvm/docs/ReleaseNotes.rst')
-rw-r--r--llvm/docs/ReleaseNotes.rst5
1 files changed, 5 insertions, 0 deletions
diff --git a/llvm/docs/ReleaseNotes.rst b/llvm/docs/ReleaseNotes.rst
index 9383c5b3fa1..5ee67b94334 100644
--- a/llvm/docs/ReleaseNotes.rst
+++ b/llvm/docs/ReleaseNotes.rst
@@ -90,6 +90,11 @@ in fairly early stages, but we expect successful compilation when:
Some additional functionality is also implemented, notably DWARF debugging,
GNU-style thread local storage and inline assembly.
+Hexagon Target
+--------------
+
+- Removed support for hexagonv2 and hexagonv3 processor architectures.
+
Loop Vectorizer
---------------
OpenPOWER on IntegriCloud