diff options
| author | Kit Barton <kbarton@ca.ibm.com> | 2015-03-05 16:24:38 +0000 |
|---|---|---|
| committer | Kit Barton <kbarton@ca.ibm.com> | 2015-03-05 16:24:38 +0000 |
| commit | e48b1e1c4fb0615cf8039151c72775f05c0504fe (patch) | |
| tree | a33e567fe9215dd2ec83d625ff3c142dc7d33963 /llvm/docs/CommandGuide/FileCheck.rst | |
| parent | 10b33a266258e1075a45df445f5b8f71b7ea514d (diff) | |
| download | bcm5719-llvm-e48b1e1c4fb0615cf8039151c72775f05c0504fe.tar.gz bcm5719-llvm-e48b1e1c4fb0615cf8039151c72775f05c0504fe.zip | |
While reviewing the changes to Clang to add builtin support for the vsld, vsrd, and vsrad instructions, it was pointed out that the builtins are generating the LLVM opcodes (shl, lshr, and ashr) not calls to the intrinsics. This patch changes the implementation of the vsld, vsrd, and vsrad instructions from from intrinsics to VXForm_1 instructions and makes them legal with P8 Altivec. It also removes the definition of the int_ppc_altivec_vsld, int_ppc_altivec_vsrd, and int_ppc_altivec_vsrad intrinsics.
llvm-svn: 231378
Diffstat (limited to 'llvm/docs/CommandGuide/FileCheck.rst')
0 files changed, 0 insertions, 0 deletions
