summaryrefslogtreecommitdiffstats
path: root/llvm/docs/CodeGenerator.html
diff options
context:
space:
mode:
authorDan Gohman <gohman@apple.com>2008-11-24 16:35:31 +0000
committerDan Gohman <gohman@apple.com>2008-11-24 16:35:31 +0000
commit970a547554a15d2b4c9e526efe7c63193db765ad (patch)
tree6b42705e029957230736c4b82df55bc84cd21664 /llvm/docs/CodeGenerator.html
parent1e6f511050ad2a9debfad246055c9a3116e767c6 (diff)
downloadbcm5719-llvm-970a547554a15d2b4c9e526efe7c63193db765ad.tar.gz
bcm5719-llvm-970a547554a15d2b4c9e526efe7c63193db765ad.zip
Fix some "</p>"s.
llvm-svn: 59963
Diffstat (limited to 'llvm/docs/CodeGenerator.html')
-rw-r--r--llvm/docs/CodeGenerator.html4
1 files changed, 2 insertions, 2 deletions
diff --git a/llvm/docs/CodeGenerator.html b/llvm/docs/CodeGenerator.html
index 10d2de3d83f..29ea79ec202 100644
--- a/llvm/docs/CodeGenerator.html
+++ b/llvm/docs/CodeGenerator.html
@@ -1077,7 +1077,7 @@ def FADDS : AForm_2&lt;59, 21,
<p>The portion of the instruction definition in bold indicates the pattern used
to match the instruction. The DAG operators (like <tt>fmul</tt>/<tt>fadd</tt>)
are defined in the <tt>lib/Target/TargetSelectionDAG.td</tt> file.
-"<tt>F4RC</tt>" is the register class of the input and result values.<p>
+"<tt>F4RC</tt>" is the register class of the input and result values.</p>
<p>The TableGen DAG instruction selector generator reads the instruction
patterns in the <tt>.td</tt> file and automatically builds parts of the pattern
@@ -1556,7 +1556,7 @@ instance, a sequence of instructions such as:</p>
</pre>
</div>
-<p>can be safely substituted by the single instruction:
+<p>can be safely substituted by the single instruction:</p>
<div class="doc_code">
<pre>
OpenPOWER on IntegriCloud