summaryrefslogtreecommitdiffstats
path: root/llvm/docs/Atomics.rst
diff options
context:
space:
mode:
authorJF Bastien <jfb@google.com>2013-06-18 23:07:16 +0000
committerJF Bastien <jfb@google.com>2013-06-18 23:07:16 +0000
commite84854a125cbaee8a57abd33e4b7ac74f7c1d2f1 (patch)
tree047561121dafd50e9fb39f9102a07987e8365a0e /llvm/docs/Atomics.rst
parentc1a3fe7f9bbf80470992b60d7e3b67b7e26f9b67 (diff)
downloadbcm5719-llvm-e84854a125cbaee8a57abd33e4b7ac74f7c1d2f1.tar.gz
bcm5719-llvm-e84854a125cbaee8a57abd33e4b7ac74f7c1d2f1.zip
Small correction to unordered memory code generation of ARM LDRD
The information was correct pre-LPAE. llvm-svn: 184253
Diffstat (limited to 'llvm/docs/Atomics.rst')
-rw-r--r--llvm/docs/Atomics.rst2
1 files changed, 1 insertions, 1 deletions
diff --git a/llvm/docs/Atomics.rst b/llvm/docs/Atomics.rst
index 705d73fbaba..1243f345483 100644
--- a/llvm/docs/Atomics.rst
+++ b/llvm/docs/Atomics.rst
@@ -211,7 +211,7 @@ Notes for code generation
never stored. A normal load or store instruction is usually sufficient, but
note that an unordered load or store cannot be split into multiple
instructions (or an instruction which does multiple memory operations, like
- ``LDRD`` on ARM).
+ ``LDRD`` on ARM without LPAE, or not naturally-aligned ``LDRD`` on LPAE ARM).
Monotonic
---------
OpenPOWER on IntegriCloud