summaryrefslogtreecommitdiffstats
path: root/lldb/source/Target/ThreadPlanCallFunction.cpp
diff options
context:
space:
mode:
authorBruno Cardoso Lopes <bruno.cardoso@gmail.com>2011-08-10 17:45:17 +0000
committerBruno Cardoso Lopes <bruno.cardoso@gmail.com>2011-08-10 17:45:17 +0000
commit3ff111c12da2c8a23de4099d8398265ba72caff8 (patch)
treed6159077d333e502b69631c6dfb0fcf4f6a13940 /lldb/source/Target/ThreadPlanCallFunction.cpp
parentcad9f2af44bc0f7fbf886f51ce332636184a18cb (diff)
downloadbcm5719-llvm-3ff111c12da2c8a23de4099d8398265ba72caff8.tar.gz
bcm5719-llvm-3ff111c12da2c8a23de4099d8398265ba72caff8.zip
The following X86 pattern is incorrect:
def : Pat<(X86Movss VR128:$src1, (bc_v4i32 (v2i64 (load addr:$src2)))), (MOVLPSrm VR128:$src1, addr:$src2)>; This matches a MOVSS dag with a MOVLPS instruction. However, MOVSS will replace only the low 32 bits of the register, while the MOVLPS instruction will replace the low 64 bits. A testcase is added and illustrates the bug and also modified the one that was already present. Patch by Tanya Lattner. llvm-svn: 137227
Diffstat (limited to 'lldb/source/Target/ThreadPlanCallFunction.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud