summaryrefslogtreecommitdiffstats
path: root/lldb/source/Plugins/ScriptInterpreter/Python/PythonReadline.cpp
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2019-12-20 21:39:19 +0530
committerMatt Arsenault <arsenm2@gmail.com>2019-12-21 04:55:36 -0500
commit42a26445f9e68d55bcc4b8d1b4ced83a56d7743c (patch)
treefe2acb04784c9e2617a687d09cdb4f119346d7ab /lldb/source/Plugins/ScriptInterpreter/Python/PythonReadline.cpp
parentdff3f8d74240144c35e78978a73646aa34faf400 (diff)
downloadbcm5719-llvm-42a26445f9e68d55bcc4b8d1b4ced83a56d7743c.tar.gz
bcm5719-llvm-42a26445f9e68d55bcc4b8d1b4ced83a56d7743c.zip
AMDGPU/GlobalISel: Fix misuse of div_scale intrinsics
Confusingly, the intrinsic operands do not match the instruction/custom node. The order is shuffled, and the 3rd operand is an immediate to select operands. I'm not 100% sure I did this right, but fdiv still doesn't select end to end and it will be easier to tell when it does. This at least avoids an assertion in RegBankSelect and allows hitting the fallback on selection.
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/PythonReadline.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud