summaryrefslogtreecommitdiffstats
path: root/lldb/source/Plugins/ScriptInterpreter/Python/PythonExceptionState.h
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2019-02-12 17:07:47 +0000
committerSanjay Patel <spatel@rotateright.com>2019-02-12 17:07:47 +0000
commit86fac11d5aaac1aa9d0fef09b10aec062bb0eb63 (patch)
treee03018c868afbcc3a19faca5d4e1472428cf13d9 /lldb/source/Plugins/ScriptInterpreter/Python/PythonExceptionState.h
parent511092cab08819f832a4e3acd0547600a1c41eac (diff)
downloadbcm5719-llvm-86fac11d5aaac1aa9d0fef09b10aec062bb0eb63.tar.gz
bcm5719-llvm-86fac11d5aaac1aa9d0fef09b10aec062bb0eb63.zip
[DAGCombiner] convert logic-of-setcc into bit magic (PR40611)
If we're comparing some value for equality against 2 constants and those constants have an absolute difference of just 1 bit, then we can offset and mask off that 1 bit and reduce to a single compare against zero: and/or (setcc X, C0, ne), (setcc X, C1, ne/eq) --> setcc ((add X, -C1), ~(C0 - C1)), 0, ne/eq https://rise4fun.com/Alive/XslKj This transform is disabled by default using a TLI hook ("convertSetCCLogicToBitwiseLogic()"). That should be overridden for AArch64, MIPS, Sparc and possibly others based on the asm shown in: https://bugs.llvm.org/show_bug.cgi?id=40611 llvm-svn: 353859
Diffstat (limited to 'lldb/source/Plugins/ScriptInterpreter/Python/PythonExceptionState.h')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud