summaryrefslogtreecommitdiffstats
path: root/lldb/source/Core/UserSettingsController.cpp
diff options
context:
space:
mode:
authorJim Grosbach <grosbach@apple.com>2010-09-20 19:32:20 +0000
committerJim Grosbach <grosbach@apple.com>2010-09-20 19:32:20 +0000
commit94dfd6fc4f4961f10b6ec79890c3a44202f7a432 (patch)
treea015f70b45b1cbf78bca57bbf95ddca765fc4459 /lldb/source/Core/UserSettingsController.cpp
parent32ab4558fe4ca378f8cfe8718be02b8f4de65287 (diff)
downloadbcm5719-llvm-94dfd6fc4f4961f10b6ec79890c3a44202f7a432.tar.gz
bcm5719-llvm-94dfd6fc4f4961f10b6ec79890c3a44202f7a432.zip
Simplify ARM callee-saved register handling by removing the distinction
between the high and low registers for prologue/epilogue code. This was a Darwin-only thing that wasn't providing a realistic benefit anymore. Combining the save areas simplifies the compiler code and results in better ARM/Thumb2 codegen. For example, previously we would generate code like: push {r4, r5, r6, r7, lr} add r7, sp, #12 stmdb sp!, {r8, r10, r11} With this change, we combine the register saves and generate: push {r4, r5, r6, r7, r8, r10, r11, lr} add r7, sp, #12 rdar://8445635 llvm-svn: 114340
Diffstat (limited to 'lldb/source/Core/UserSettingsController.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud