diff options
| author | Oliver Stannard <oliver.stannard@linaro.org> | 2019-08-05 09:04:10 +0000 |
|---|---|---|
| committer | Oliver Stannard <oliver.stannard@linaro.org> | 2019-08-05 09:04:10 +0000 |
| commit | 8ed8353fc45e3906f7fd8dde1072bce7b54aca62 (patch) | |
| tree | 04f23ec99384563dd808b201353f530c57a01f5e /lldb/source/Core/Module.cpp | |
| parent | 65e4b47aad33184ede8537c786cc80e6b8c32e92 (diff) | |
| download | bcm5719-llvm-8ed8353fc45e3906f7fd8dde1072bce7b54aca62.tar.gz bcm5719-llvm-8ed8353fc45e3906f7fd8dde1072bce7b54aca62.zip | |
Reland: Fix and test inter-procedural register allocation for ARM
Add an explicit construction of the ArrayRef, gcc 5 and earlier don't
seem to select the ArrayRef constructor which takes a C array when the
construction is implicit.
Original commit message:
- Avoid a crash when IPRA calls ARMFrameLowering::determineCalleeSaves
with a null RegScavenger. Simply not updating the register scavenger
is fine because IPRA only cares about the SavedRegs vector, the acutal
code of the function has already been generated at this point.
- Add a new hook to TargetRegisterInfo to get the set of registers which
can be clobbered inside a call, even if the compiler can see both
sides, by linker-generated code.
Differential revision: https://reviews.llvm.org/D64908
llvm-svn: 367819
Diffstat (limited to 'lldb/source/Core/Module.cpp')
0 files changed, 0 insertions, 0 deletions
