diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2018-12-20 01:33:43 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2018-12-20 01:33:43 +0000 |
| commit | 8cc98bee8a90b1122fc2543830f7dc4ccb056d58 (patch) | |
| tree | ab9de243e61c6768ecce37a5dcacbcedeba04e3d /lldb/source/Commands/CommandObjectThread.cpp | |
| parent | 9ca2f5605e0915b2ae1042c8de63d4ed35591a06 (diff) | |
| download | bcm5719-llvm-8cc98bee8a90b1122fc2543830f7dc4ccb056d58.tar.gz bcm5719-llvm-8cc98bee8a90b1122fc2543830f7dc4ccb056d58.zip | |
AMDGPU/GlobalISel: Fix ValueMapping tables for i1
This was incorrectly selecting SGPR for any i1 values,
e.g. G_TRUNC to i1 from a VGPR was still an SGPR.
llvm-svn: 349715
Diffstat (limited to 'lldb/source/Commands/CommandObjectThread.cpp')
0 files changed, 0 insertions, 0 deletions
