summaryrefslogtreecommitdiffstats
path: root/lldb/source/Commands/CommandObjectMultiword.cpp
diff options
context:
space:
mode:
authorDavid Green <david.green@arm.com>2019-08-16 13:42:39 +0000
committerDavid Green <david.green@arm.com>2019-08-16 13:42:39 +0000
commit6e1ac424742bcaa8fcb259676e8ae6a183a38543 (patch)
treeffb1d0ca9bee3017b2df0876477b2ef2a18bcfb6 /lldb/source/Commands/CommandObjectMultiword.cpp
parent5dcec7ce7ae6cd8f6b5aed646c60241a97e86214 (diff)
downloadbcm5719-llvm-6e1ac424742bcaa8fcb259676e8ae6a183a38543.tar.gz
bcm5719-llvm-6e1ac424742bcaa8fcb259676e8ae6a183a38543.zip
[ARM] Correct register for narrowing and widening MVE loads and stores.
The widening and narrowing MVE instructions like VLDRH.32 are only permitted to use low tGPR registers. This means that if they are used for a stack slot, where the register used is only decided during frame setup, we need to be able to correctly pick a thumb1 register over a normal GPR. This attempts to add the required logic into eliminateFrameIndex and rewriteT2FrameIndex, only picking the FrameReg if it is a valid register for the operands register class, and picking a valid scratch register for the register class. Differential Revision: https://reviews.llvm.org/D66285 llvm-svn: 369108
Diffstat (limited to 'lldb/source/Commands/CommandObjectMultiword.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud