summaryrefslogtreecommitdiffstats
path: root/lldb/scripts/Python/buildSwigPython.py
diff options
context:
space:
mode:
authorChandler Carruth <chandlerc@gmail.com>2014-11-21 14:33:24 +0000
committerChandler Carruth <chandlerc@gmail.com>2014-11-21 14:33:24 +0000
commit6c4d1ea8c4d133a528bcf0b829e3850900155e5d (patch)
treed0a8f6f125f2c33075021d82ef6ed5e2ec5867d8 /lldb/scripts/Python/buildSwigPython.py
parent0225b5bf6f7d8603191863530c40592502496a04 (diff)
downloadbcm5719-llvm-6c4d1ea8c4d133a528bcf0b829e3850900155e5d.tar.gz
bcm5719-llvm-6c4d1ea8c4d133a528bcf0b829e3850900155e5d.zip
[x86] Make the previous logic significantly less conservative and get
a bunch more improvements. Non-lane-crossing is fine, the key is that lane merging only makes sense for single-input shuffles. Not sure why I got so turned around here. The code all works, I was just using the wrong model for it. This only updates v4 and v8 lowering. The v16 and v32 lowering requires restructuring the entire check sequence. llvm-svn: 222537
Diffstat (limited to 'lldb/scripts/Python/buildSwigPython.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud