summaryrefslogtreecommitdiffstats
path: root/lldb/scripts/Python/build-swig-Python.sh
diff options
context:
space:
mode:
authorJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-09 18:42:07 +0000
committerJakob Stoklund Olesen <stoklund@2pi.dk>2011-06-09 18:42:07 +0000
commit68d6d8ab87c6593ff79d6cf125acda4d6c4456f8 (patch)
tree7d7da1bc5a493083f936f5b1839a80d384c59a6d /lldb/scripts/Python/build-swig-Python.sh
parent869e71569149fb2dfc652480995ccdf094594718 (diff)
downloadbcm5719-llvm-68d6d8ab87c6593ff79d6cf125acda4d6c4456f8.tar.gz
bcm5719-llvm-68d6d8ab87c6593ff79d6cf125acda4d6c4456f8.zip
Move TableGen's register bank classes to their own source file.
I'll be moving some more code there to gather all of the register-specific stuff in one place. Currently it is shared between CodeGenTarget and RegisterInfoEmitter. The plan is that CodeGenRegisters can compute the full register bank structure while RegisterInfoEmitter only will handle the printing part. llvm-svn: 132788
Diffstat (limited to 'lldb/scripts/Python/build-swig-Python.sh')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud