diff options
| author | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-10-21 19:53:46 +0000 |
|---|---|---|
| committer | Matt Arsenault <Matthew.Arsenault@amd.com> | 2019-10-21 19:53:46 +0000 |
| commit | 8ebbf25cb1e9b2c95903917b2aa72363e5b20a42 (patch) | |
| tree | 4dc9e4bdb62bae95104c8558aab037f035edc2ee /lldb/packages/Python/lldbsuite/test/tools/lldb-server/TestGdbRemoteThreadsInStopReply.py | |
| parent | dd6cf159bab7cfa5dd61670d5048dab48c934eba (diff) | |
| download | bcm5719-llvm-8ebbf25cb1e9b2c95903917b2aa72363e5b20a42.tar.gz bcm5719-llvm-8ebbf25cb1e9b2c95903917b2aa72363e5b20a42.zip | |
AMDGPU: Erase redundant redefs of m0 in SIFoldOperands
Only handle simple inter-block redefs of m0 to the same value. This
avoids interference from redefs of m0 in SILoadStoreOptimzer. I was
initially teaching that pass to ignore redefs of m0, but having them
not exist beforehand is much simpler.
This is in preparation for deleting the current special m0 handling in
SIFixSGPRCopies to allow the register coalescer to handle the
difficult cases.
llvm-svn: 375449
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/tools/lldb-server/TestGdbRemoteThreadsInStopReply.py')
0 files changed, 0 insertions, 0 deletions
