summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/source-manager/TestSourceManager.py
diff options
context:
space:
mode:
authorMatt Arsenault <Matthew.Arsenault@amd.com>2015-12-11 19:20:16 +0000
committerMatt Arsenault <Matthew.Arsenault@amd.com>2015-12-11 19:20:16 +0000
commitfbd9bbfda3383ca15a0b00fc3efbddbf388a6adc (patch)
tree142a5bb528d939d35827a86d8f993724ffd1df23 /lldb/packages/Python/lldbsuite/test/source-manager/TestSourceManager.py
parentd38f4d288fda2bfee5757909097f26cbc45822ef (diff)
downloadbcm5719-llvm-fbd9bbfda3383ca15a0b00fc3efbddbf388a6adc.tar.gz
bcm5719-llvm-fbd9bbfda3383ca15a0b00fc3efbddbf388a6adc.zip
Start replacing vector_extract/vector_insert with extractelt/insertelt
These are redundant pairs of nodes defined for INSERT_VECTOR_ELEMENT/EXTRACT_VECTOR_ELEMENT. insertelement/extractelement are slightly closer to the corresponding C++ node name, and has stricter type checking so prefer it. Update targets to only use these nodes where it is trivial to do so. AArch64, ARM, and Mips all have various type errors on simple replacement, so they will need work to fix. Example from AArch64: def : Pat<(sext_inreg (vector_extract (v16i8 V128:$Rn), VectorIndexB:$idx), i8), (i32 (SMOVvi8to32 V128:$Rn, VectorIndexB:$idx))>; Which is trying to do sext_inreg i8, i8. llvm-svn: 255359
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/source-manager/TestSourceManager.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud