summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/thread/main.cpp
diff options
context:
space:
mode:
authorDavid Green <david.green@arm.com>2020-01-06 10:58:14 +0000
committerDavid Green <david.green@arm.com>2020-01-06 16:38:49 +0000
commit0eb981b8ce70d07b1b1fb39b969a6fe9509840c1 (patch)
tree67b75092453408629ed9f98d356396107a697db7 /lldb/packages/Python/lldbsuite/test/python_api/thread/main.cpp
parent61b5e727b7ccfca7e0cbb0ed70f9e828cd1514bd (diff)
downloadbcm5719-llvm-0eb981b8ce70d07b1b1fb39b969a6fe9509840c1.tar.gz
bcm5719-llvm-0eb981b8ce70d07b1b1fb39b969a6fe9509840c1.zip
[ARM] Use correct TRAP opcode for thumb in FastISel
We were previously unconditionally using the ARM::TRAP opcode, even under Thumb. My understanding is that these are essentially the same thing (they both result in a trap under Thumb), but the ARM::TRAP opcode is marked as requiring IsARM, so it is more correct to use ARM::tTRAP. Differential Revision: https://reviews.llvm.org/D72075
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/thread/main.cpp')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud