summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/target/TestTargetAPI.py
diff options
context:
space:
mode:
authorAmy Kwan <amy.kwan1@ibm.com>2019-11-24 00:27:40 -0600
committerAmy Kwan <amy.kwan1@ibm.com>2019-11-24 00:27:40 -0600
commitd1dded28da2808200dacdc1eda46058cc0a0759b (patch)
treee1fa6407e2b77c0e04607ee6255d342ff91c30e9 /lldb/packages/Python/lldbsuite/test/python_api/target/TestTargetAPI.py
parente0297a8bee6586280640f31b876d4da15966f8b7 (diff)
downloadbcm5719-llvm-d1dded28da2808200dacdc1eda46058cc0a0759b.tar.gz
bcm5719-llvm-d1dded28da2808200dacdc1eda46058cc0a0759b.zip
[PowerPC] Spill CR LT bits on P9 using setb
This patch aims to spill CR[0-7]LT bits on POWER9 using the setb instruction. The sequence on P9 to spill these bits will be: setb %reg, %CRREG stw %reg, $FI Instead of the typical sequence: mfocrf %reg, %CRREG rlwinm %reg1, %reg, $SH, 0, 0 stw %reg1, $FI Differential Revision: https://reviews.llvm.org/D68443
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/target/TestTargetAPI.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud