summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/signals
diff options
context:
space:
mode:
authorOliver Stannard <oliver.stannard@arm.com>2018-03-05 13:27:26 +0000
committerOliver Stannard <oliver.stannard@arm.com>2018-03-05 13:27:26 +0000
commitf20222a83c8f76c52c89201627857c055e879f02 (patch)
treea8481fbd26580bba0106f13449920b4328c23282 /lldb/packages/Python/lldbsuite/test/python_api/signals
parentc22bfb6b4b37042897f7253f90e84c645b3e8562 (diff)
downloadbcm5719-llvm-f20222a83c8f76c52c89201627857c055e879f02.tar.gz
bcm5719-llvm-f20222a83c8f76c52c89201627857c055e879f02.zip
[ARM][Asm] VMOVSRR and VMOVRRS need sequential S registers
These instructions require that the two S registers are adjacent (but not the R registers), because only the first register is included in the encoding, but we were not checking this in the assembler. Differential revision: https://reviews.llvm.org/D44084 llvm-svn: 326696
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/signals')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud