diff options
| author | Sam Elliott <selliott@lowrisc.org> | 2019-11-14 18:42:33 +0000 |
|---|---|---|
| committer | Sam Elliott <selliott@lowrisc.org> | 2019-11-14 18:43:38 +0000 |
| commit | 32d840d29179383a28d59d68fccd74f52f316faf (patch) | |
| tree | ac9b1ab24c15c21ed87a8517740692ae835c3245 /lldb/packages/Python/lldbsuite/test/python_api/signals/main.cpp | |
| parent | 141bb5f308fa108045400622889a21a12c4ed41c (diff) | |
| download | bcm5719-llvm-32d840d29179383a28d59d68fccd74f52f316faf.tar.gz bcm5719-llvm-32d840d29179383a28d59d68fccd74f52f316faf.zip | |
[RISCV] Use addi rather than add x0
Summary:
The RISC-V backend used to generate `add <reg>, x0, <reg>` in a few
instances. It seems most places no longer generate this sequence.
This is semantically equivalent to `addi <reg>, <reg>, 0`, but the
latter has the advantage of being noted to be the canonical instruction
to be used for moves (which microarchitectures can and should recognise
as such).
The changed testcases use instruction aliases - `mv <reg>, <reg>` is an
alias for `addi <reg>, <reg>, 0`.
Reviewers: luismarques
Reviewed By: luismarques
Subscribers: hiraditya, asb, rbar, johnrusso, simoncook, apazos, sabuasal, niosHD, kito-cheng, shiva0217, jrtc27, MaskRay, zzheng, edward-jones, rogfer01, MartinMosbeck, brucehoult, the_o, rkruppe, PkmX, jocewei, psnobl, benna, Jim, s.egerton, pzheng, sameer.abuasal, llvm-commits
Tags: #llvm
Differential Revision: https://reviews.llvm.org/D70124
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/signals/main.cpp')
0 files changed, 0 insertions, 0 deletions
