summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/signals/TestSignalsAPI.py
diff options
context:
space:
mode:
authorDan Gohman <dan433584@gmail.com>2018-07-02 19:45:57 +0000
committerDan Gohman <dan433584@gmail.com>2018-07-02 19:45:57 +0000
commitb01d87622b02cf0b9225984270e0f388b334ff35 (patch)
treed3c7a875103fb0a8596d5b11956033f0b500495c /lldb/packages/Python/lldbsuite/test/python_api/signals/TestSignalsAPI.py
parent0705829e405ebfd480cb365667c834445e19dc14 (diff)
downloadbcm5719-llvm-b01d87622b02cf0b9225984270e0f388b334ff35.tar.gz
bcm5719-llvm-b01d87622b02cf0b9225984270e0f388b334ff35.zip
[WebAssembly] Fix fast-isel optimization of branch conditions.
LLVM doesn't guarantee anything about the high bits of a register holding an i1 value at the IR level, so don't translate LLVM IR i1 values directly into WebAssembly conditional branch operands. WebAssembly's conditional branches do demand all 32 bits be valid. Fixes PR38019. llvm-svn: 336138
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/signals/TestSignalsAPI.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud