summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/sbdata/TestSBData.py
diff options
context:
space:
mode:
authorSanjay Patel <spatel@rotateright.com>2016-04-14 20:17:40 +0000
committerSanjay Patel <spatel@rotateright.com>2016-04-14 20:17:40 +0000
commite998b91d865e6d0db389b026d7b85f65ef5a2cad (patch)
tree64a3ec228bf51322262fd3e23e36f0f02eeaf071 /lldb/packages/Python/lldbsuite/test/python_api/sbdata/TestSBData.py
parentdfa63248c7b2dd4ba903b9e55183c5d7f5d7338f (diff)
downloadbcm5719-llvm-e998b91d865e6d0db389b026d7b85f65ef5a2cad.tar.gz
bcm5719-llvm-e998b91d865e6d0db389b026d7b85f65ef5a2cad.zip
[InstCombine] remove constant by inverting compare + logic (PR27105)
https://llvm.org/bugs/show_bug.cgi?id=27105 We can check if all bits outside of a constant mask are set with a single constant. As noted in the bug report, although this form should be considered the canonical IR, backends may want to transform this into an 'andn' / 'andc' comparison against zero because that could be a single machine instruction. Differential Revision: http://reviews.llvm.org/D18842 llvm-svn: 266362
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/sbdata/TestSBData.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud