diff options
author | Geoff Berry <gberry@codeaurora.org> | 2017-05-28 21:48:31 +0000 |
---|---|---|
committer | Geoff Berry <gberry@codeaurora.org> | 2017-05-28 21:48:31 +0000 |
commit | b542fb3817622a375bbbbcbcb226fbd604f04505 (patch) | |
tree | bd37a11d3ac110693eb1a87c2785ca8d4420bccb /lldb/packages/Python/lldbsuite/test/python_api/process | |
parent | e38cea026b92285c8d7acaaceed5c1dd2fa21b71 (diff) | |
download | bcm5719-llvm-b542fb3817622a375bbbbcbcb226fbd604f04505.tar.gz bcm5719-llvm-b542fb3817622a375bbbbcbcb226fbd604f04505.zip |
[AArch64][Falkor] Fix some sched details.
- Remove all uses of base sched model entries and set them all to
Unsupported so all the opcodes are described in
AArch64SchedFalkorDetails.td.
- Remove entries for unsupported half-float opcodes.
- Remove entries for unsupported LSE extension opcodes.
- Add entry for MOVbaseTLS (and set Sched in base td file entry to
WriteSys) and a few other pseudo ops.
- Fix a few FP load/store with reg offset entries to use the LSLfast
predicates.
- Add Q size BIF/BIT/BSL entries.
- Fix swapped Q/D sized CLS/CLZ/CNT/RBIT entires.
- Fix pre/post increment address register latency (this operand is
always dest 0).
- Fix swapped FCVTHD/FCVTHS/FCVTDH/FCVTDS entries.
- Fix XYZ resource over usage on LD[1-4] opcodes.
llvm-svn: 304108
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/process')
0 files changed, 0 insertions, 0 deletions