summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/interpreter/TestCommandInterpreterAPI.py
diff options
context:
space:
mode:
authorSimon Pilgrim <llvm-dev@redking.me.uk>2018-09-25 13:01:26 +0000
committerSimon Pilgrim <llvm-dev@redking.me.uk>2018-09-25 13:01:26 +0000
commitb56be79e0ca5bba43c64c4a9b5be1c750a340235 (patch)
tree628ea83a9d5e6fa62e63c3f8efa349969345c00f /lldb/packages/Python/lldbsuite/test/python_api/interpreter/TestCommandInterpreterAPI.py
parent0ea28c0e4761c4faa7a96770c013b1969d7a99af (diff)
downloadbcm5719-llvm-b56be79e0ca5bba43c64c4a9b5be1c750a340235.tar.gz
bcm5719-llvm-b56be79e0ca5bba43c64c4a9b5be1c750a340235.zip
Revert rL342916: [X86] Remove shift/rotate by CL memory (RMW) overrides
As suggested by Craig Topper - I'm going to look at cleaning up the RMW sequences instead. The uops are slightly different to the register variant, so requires a +1uop tweak llvm-svn: 342969
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/interpreter/TestCommandInterpreterAPI.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud