summaryrefslogtreecommitdiffstats
path: root/lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
diff options
context:
space:
mode:
authorKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-07-02 19:05:09 +0000
committerKrzysztof Parzyszek <kparzysz@codeaurora.org>2018-07-02 19:05:09 +0000
commitfd97494984071cbdf32432654d660b9cf4eca77a (patch)
treecf66efa6181316ae97d8d86e83072f4b49453e3e /lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py
parent0e15501fa71f46eb0059bd6c15b8be6e07ca924c (diff)
downloadbcm5719-llvm-fd97494984071cbdf32432654d660b9cf4eca77a.tar.gz
bcm5719-llvm-fd97494984071cbdf32432654d660b9cf4eca77a.zip
[X86] Add phony registers for high halves of regs with low halves
Add registers still missing after r328016 (D43353): - for bits 15-8 of SI, DI, BP, SP (*H), and R8-R15 (*BH), - for bits 31-16 of R8-R15 (*WH). Thanks to Craig Topper for pointing it out. llvm-svn: 336134
Diffstat (limited to 'lldb/packages/Python/lldbsuite/test/python_api/frame/TestFrames.py')
0 files changed, 0 insertions, 0 deletions
OpenPOWER on IntegriCloud